-- MAX+plus II VHDL Template

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY not1 IS

PORT
(
a: IN STD_LOGIC;
b: out STD_LOGIC
);

END not1;

ARCHITECTURE a1 OF not1 IS

BEGIN

b<=not a;

END a1;